



**Rockwell
International**

instructions

Collins Telecommunications Products Division

Printed in USA

523-0769219-001211

1 January 1979

VBFO
(638-6067-001)

VBFO

(638-6067-001)

1. DESCRIPTION

VBFO 638-6067-001, shown in figure 1, is a 2-layer planar card with a 56-pin edge-on connector (2 layers, 28 pins each) and two subminiax rf connectors.

The VBFO consists of a synthesized bfo, a bcd up-/down counter, an end-stop circuit, and a polarity change control circuit.

(To Be Supplied)

2. PRINCIPLES OF OPERATION

2.1 General

The vbfo receives the following inputs:

- 450-kHz reference
- Preset vbfo (parallel bcd) input or vbfo tune input
- Vbfo/450-kHz switching inputs
- Necessary associated control signals to activate and control the vbfo output frequency.

The vbfo produces the following outputs:

- A bfo offset if frequency output (440.01 to 459.99 kHz in 10-Hz steps)
- A parallel bcd output for displays

The vbfo circuits are enabled by a vbfo enable signal (logic 1) at P1-46. The vbfo/450-kHz control enables the vco, output switching, and the phase/frequency discriminator. Refer to figure 2.

2.2 Synthesized BFO

A 450-kHz reference input signal at J2 is applied through buffer circuit Q16 and is divided by 1500 (by

VBFO
Figure 1

fixed dividers U38, U39, and U33) to produce 300-Hz reference frequency signals that are applied to sampling gates U9A, U9B, U9C, and U9D, in the voltage-controlled oscillator (vco), through sampling logic circuits U34, Q4, and Q5.

Decade counters U19, U24, U27, U31, and U32 form a programmable frequency divider with variable division ratios ranging from 44 001 to 45 999, with 45 000 the division ratio for 0 vbfo offset from the selected operating frequency. The division ratios for the various vbfo settings are determined by the bcd frequency information from the preset vbfo (parallel bcd) input or parallel bcd output for the bcd up/down counter. The +/- signal is determined by the +/- input signal and by up/down and reset logic circuit U13, U14, and the vbfo polarity change circuit. The output of the programmable divider circuit is applied through the phase/frequency discriminator and then to the sampling gates in the vco assembly.

The vco assembly generates an output frequency that ranges from 13.2003 to 13.7997 MHz with 13.5000 MHz as the center frequency (0 vbfo offset). The output from the vco assembly is used as the clock signal for the programmable divider circuit and is divided by 30 (by fixed divider circuits U3 and U1) to become the vbfo output signal that ranges from 440.01 to 459.99 kHz.

The division ratio of the programmable dividers is accomplished by loading 45 000 into the counters, adding the vbfo offset frequency, and then allowing the counters to count down to 00 000. Assume that the BFO is set to the maximum deviation, 9.990 kHz, above the operating frequency. The +/- input goes to + (logic 1), which causes the up/down and reset logic circuit to set the programmable divider circuit to the required 45 000 division ratio and to a countdown state. The 999 input from the bed frequency input is loaded, making a total division ratio of 45 999 (the countdown starting point). The counter circuit then divides by counting down to 00 000. The clock input to the divider circuit, at this point, will be different from the required 13.7997 MHz (depending upon the previous vbfo offset frequency), which causes the output of the counter circuit applied to the sampling gates to be less than the 300-Hz nominal frequency. The sampling gates in the vco assembly function basically as a phase comparator. The 300-Hz control inputs, produced from the 450-kHz reference input, enable the gates at the 300-Hz control (logic 0) pulse rate. If the input signal from the programmable divider is out of phase, the out-of-phase portion of the signal is passed through the gates during the enable period. The more out of phase the input signal, the greater the amplitude of the output signal from the gates. The output of the gates is filtered and amplified by capacitor C29 and FET Q8 to produce a dc error voltage. The dc error voltage is applied across voltage variable capacitance diode VR4. As the voltage across VR4 increases, its capacitance decreases, thus increasing the frequency of the voltage-controlled oscillator circuit (U4). Conversely, as the dc error voltage across VR4 decreases, the capacitance increases and decreases the oscillator circuit frequency. As the vco output frequency increases, (toward 13.7997 MHz), the output frequency of the programmable divider circuit increases (toward 300 Hz) which, in turn, decreases the error voltage applied to VR4. When the oscillator output frequency reaches 13.7997 MHz, the output from the programmable divider circuit is 300 Hz (13.7997 MHz / 45.999). The vco circuit locks at this frequency and remains until the bfo frequency information is changed. The 13.7997-MHz oscillator frequency is

divided by 30 to produce the 459.99-kHz if output signal that is applied to if amplifier for use in the SSB, ISB, and CW modes of operation.

If the BFO is set to the maximum deviation below the operating frequency (9.990 kHz), the synthesizer functions are the same except the +/- input goes to - (logic 0) and the programmable divider circuit is set to a count-up state and begins counting at 55 000 plus the BFO offset (deviation) of 9.990 kHz or, a 55 999 start counting point. The count progresses toward a maximum count of 100 000. This produces the division ratio of 44 001 (100 000 - 55 999). The error voltage applied to VR4 decreases and causes the output frequency to decrease. When the output of the programmable divider reaches 300 Hz, the oscillator output frequency will lock at 13.2003 and, when divided by 30, will produce the 440.01-kHz vbfo output signal.

2.3 Input Control Signals

2.3.1 Parallel BCD Input (Remote control operation only.)


When applying the parallel bed input signals at P1 to activate the vbfo, the vbfo parallel enable signal (logic 1) is applied at P1-32 and ~~local~~ enable (logic 0) is applied at P1-50. This allows the dual one-shot U6A and U6B to generate a preset enable input to the up/down counters each time a logic 1 vbfo pulse is applied to P1-18. The logic 1 preset enable input allows the up/down counters to be preset to the applied parallel input. When the preset enable is removed, the applied parallel input is stored in the up/down counters until a clock signal (C), reset signal (R), or another preset enable signal (PE) is applied.

2.3.2 VBFO Tune Input

When applying a vbfo tune input (logic 1) at P1-3 to activate the vbfo, the following signals are also applied:

- a. Vbfo parallel enable (logic 0) at P1-32.
- b. ~~Clock inhibit~~ (logic 0) at P1-30.
- c. Vbfo load (logic 0) at P1-18
- d. Up (logic 1) or down (logic 0) at P1-13
- e. Clock at P1-5

With the above signals applied, the up/down counters count with the direction of count determined by the input at P1-13. A logic 1 input at P1-3 applies a logic 0 carry in (CI) input to counter U18, enabling the 10-Hz counter. As the clock pulses are received the counter counts.



VBFQ, Block Diagram
Figure 2

When the 10-Hz count reaches 9 (on an up-count) a logic 0 carryout signal is supplied as a carry-in to the 100-Hz counter U23. On the next clock the 10-Hz counter is reset, the 100-Hz counter is clocked, and the carryout signal goes to a logic 1 stopping the count of the 100-Hz counter after 1 count. This type of sequence continues through the 10-Hz, 100-Hz, and 1000-Hz counters until a frequency bcd of 9990 (up-count) is reached. When 9990 (up-count) is reached, a carryout (logic 0) is supplied through inverter U5D to NAND gate U15C. The inverted carryout signal is NANDed with the up (logic 1) signal and supplied to U11A. In the up-count, this U11A input is logic 0 and ORed with the inverted output of 10-Hz bcd 1 count (90 Hz = 10-Hz bcd, 8 + 1) and supplies a logic 0 to clock gate U21D. U21D is inhibited and clocking is stopped. Refer to figure 3.

When the 10-Hz count reaches 0 (on a down-count) a logic 0 carryout signal is supplied as a carry-in to the 100-Hz counter U23. On the next clock the 10-Hz counter is reset, the 100-Hz counter is clocked and the carryout signal goes to a logic 1 stopping the count of the 100-Hz counter after 1 count. This type of sequence continues through the 10-Hz, 100-Hz, and 1000-Hz counters until a frequency bcd of 0000 (down-count) is reached. When 0000 (down-count) is reached, a carryout (logic 0) is supplied through inverter U5D

to up/down control circuit at U17-4, -11. A bcd $\bar{1}$ is also supplied through inverter U22B to up/down control circuit at U17-5, -10. These two inputs (k1, k2) along with the inverted down input at U17-9 (k3) allows flip-flop U17 to change states on the next clock producing a \bar{Q} output which is NANDed with the k3 input causing U12B output to go to logic 0 and output of U12D to go to logic 1, initiating an up-count on the next pulse. Refer to figure 4.


3. TESTING/TROUBLESHOOTING PROCEDURES

3.1 Test Equipment and Power Requirements

Test equipment and power sources required to test, troubleshoot, and repair the vbfo are listed in the maintenance section of this instruction book.

3.2 Testing


The test procedures in this section check total performance of the vbfo. These test procedures permit isolation of a fault to a specific component or circuit when the results are used with the schematic to circuit trace the fault.



COUNT UP/DOWN	U5D		U12D		U15C		U22B		U11A		U21D		NOTES				
	IN	OUT	IN	OUT	IN	OUT	IN	OUT	IN	OUT	IN	OUT					
	-9	-10	-12	-13	-11	-8	-9	-10	-5	-4	-1	-2	-3	-13	-12	-11	
9990 UP	0	1	1	0	1	1	1	0	1	0	0	0	0	CLK	0	0	INHIBITS CLK
9000 UP	1	0	1	0	1	0	1	1	1	0	0	1	1	CLK	1	CLK	CLOCK IS ENABLED
0000 UP	1	0	1	0	1	0	1	1	1	0	0	1	1	CLK	1	CLK	
0000 DN	0	1	1	1	0	0	0	1	1	0	0	0	1	CLK	1	CLK	
9000 DN	1	0	1	1	0	0	0	1	1	0	0	0	1	CLK	1	CLK	
9990 DN	1	0	1	1	0	0	0	1	0	1	1	0	1	CLK	1	CLK	

TPA-0484-013

*VBFO End-Stop Circuit
Figure 3*



COUNT UP/DOWN	U22E		U22B		U5D		U12A		U16A		U16B		U17								U12B		U12C		U12D										
	IN	OUT	IN	OUT	IN	OUT	IN	OUT	IN	OUT	IN	OUT	S	R	J1	J2	J3	K1	K2	K3	Q	\bar{Q}	IN	OUT	IN	OUT	IN	OUT							
-11 UP	-11	-12	4	5	9	10	1	3	3	4	6	1	8	9	13	2	3	4	5	11	10	9	8	6	5	6	4	8	9	10	-12	-13	-11		
9990 UP	1	0	1	0	1	0	1	0	0	1	1	1	1	0	1	0	1	0	0	0	1	1	0	1	1	0	1	1	0	1	1	0	1		
9000 UP	1	0	0	1	0	1	1	0	0	1	1	1	1	0	1	0	1	1	1	0	1	0	0	1	1	0	1	1	0	1	1	0	1		
0000 UP	1	0	0	1	0	1	1	0	0	1	1	1	1	0	1	0	1	1	1	0	1	0	0	1	1	0	1	1	1	0	1	1	0	1	
0000 DN	0	1	0	1	1	0	0	1	1	1	0	1	0	1	0	1	0	0	1	1	1	1	0	1	1	0	1	1	1	0	1	1	0	1	
9000 DN	0	1	0	1	0	1	0	1	1	1	0	1	0	1	0	1	1	1	0	1	1	1	0	0	1	1	0	1	1	1	0	1	1	0	1
9990 DN	0	1	1	0	0	1	0	1	1	1	0	1	0	1	0	1	0	1	0	0	0	1	1	0	0	1	1	1	1	0	1	1	1	0	1

NOTE:

WHEN 0000 DOWN COUNT IS REACHED, THE ABOVE LOGIC CIRCUITS ARE SET UP TO CHANGE DIRECTION (DOWN TO UP). WITH THE NEXT CLOCK INPUT (AFTER DOWN 0000) U17 CHANGES OUTPUT STATES. WHEN \bar{Q} GOES TO LOGIC 1 U22E AND U16B SET U17 AND HOLD IT IN THE UP COUNT STATE.

TPA-0485-014

VBFO Polarity Change Circuit
Figure 4

Table 1. VBFO, Testing, and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL				
1. Setup	<p>a. Remove top cover of unit containing the vbfo that is to be tested.</p> <p>b. If installed, remove parallel input, parallel output, and serial interface.</p> <p style="text-align: center;">Note</p> <p>If removed, upon completion of control testing, reinstall parallel input, parallel output, and serial interface.</p> <p>c. Remove vbfo card. Install it on an extender card and place it in the unit.</p> <p>d. Set unit LINE SELECTOR for power source available (100/115/215/230 V ac).</p> <p style="text-align: center;">Note</p> <p>Ensure that proper fuse is installed for power source used.</p> <p>e. Connect unit to available power source.</p>						
2. Initial check	<p>a. Front-panel controls set as follows:</p> <p>PWR to on. CONT to LCL. MODE to SSB/CW. BANDWIDTH to 16. DIAL to FINE. BFO to HOLD. AGC to FAST. RF GAIN to full cw.</p> <p>b. Measure dc voltages between the following points and ground (TP1).</p> <table> <tr> <td>P1-23</td> <td>+15 ±1.0 V dc.</td> </tr> <tr> <td>P1-27</td> <td>+5 ±0.5 V dc.</td> </tr> </table> <p>c. Measure dc voltage between points A and B (as shown in figure 5).</p> <p style="text-align: center;">Note</p> <p>If external keep-alive voltage is connected to unit under test, perform step 2.d.</p> <p>d. Measure dc voltage between P1-45 and ground (TP1).</p>	P1-23	+15 ±1.0 V dc.	P1-27	+5 ±0.5 V dc.	<p>+15 ±1.0 V dc. +5 ±0.5 V dc.</p> <p>NMT 0.2 V dc.</p> <p style="text-align: center;">Note</p> <p>Point A is 5-V dc keep-alive voltage. Point B is 5-V dc supply voltage.</p> <p>+5.0 to +12.0 V dc (depending on source used).</p>	<p>Check associated power supply.</p> <p>Check Q3 and associated circuit.</p> <p>Check associated power supply.</p>
P1-23	+15 ±1.0 V dc.						
P1-27	+5 ±0.5 V dc.						

Table 1. VBFO, Testing, and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL								
3. VBFO/450-kHz output switch	<p>a. Front-panel controls set as follows:</p> <p>PWR to on. CONT to LCL. MODE to AM. BANDWIDTH to 16. DIAL to FINE. BFO to FIX. AGC to OFF. RF GAIN to full cw.</p> <p>Note</p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p> <p>b. Note logic level at TP8.</p> <p>c. Note output frequency at J1.</p> <p>d. Repeat steps 3.b and 3.c at each of the following conditions:</p> <table border="1"> <thead> <tr> <th>MODE SWITCH</th> <th>BFO SWITCH</th> <th>TP8</th> <th>J1</th> </tr> </thead> <tbody> <tr> <td>AM SSB/CW SSB/CW</td> <td>TUNE FIX TUNE</td> <td>Logic 0 Logic 0 Logic 1</td> <td>0 Hz 450 kHz *Vbfo</td> </tr> </tbody> </table> <p>*Vbfo frequency equals 450 kHz plus the algebraic sum of the vbfo offset.</p> <p>Caution</p> <p>In the following procedures, when applying +5 V dc or 0 V dc (ground) to the indicated points, apply these levels through a 100-ohm series limiting resistor. The +5-V dc source should be obtained from the receiver power supply so that the integrated circuit supply voltages are not exceeded by the applied levels.</p> <p>Note</p> <p>450-kHz enable (P1-51).</p> <p>e. Apply +5 V dc to TP4 (rf xmt).</p>	MODE SWITCH	BFO SWITCH	TP8	J1	AM SSB/CW SSB/CW	TUNE FIX TUNE	Logic 0 Logic 0 Logic 1	0 Hz 450 kHz *Vbfo	<p>Logic 0</p> <p>0 Hz</p>	<p>Check U21 and associated circuit.</p> <p>Check U21, U29, and associated circuits.</p> <p>Same as step 3.b and 3.c.</p>
MODE SWITCH	BFO SWITCH	TP8	J1								
AM SSB/CW SSB/CW	TUNE FIX TUNE	Logic 0 Logic 0 Logic 1	0 Hz 450 kHz *Vbfo								
(Cont)											

Table 1. VBFO, Testing, and Troubleshooting Procedures. (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL
3. (Cont)	f. Repeat steps 3.b and 3.c at each of the following conditions:				Same as step 3.b and 3.c.
	MODE SWITCH	BFO SWITCH	TP8	J1	
	AM	FIX	Logic 0	0 Hz	
	AM	TUNE	Logic 0	0 Hz	
	SSB/CW	FIX	Logic 0	450 kHz	
	SSB/CW	TUNE	Logic 1	450 kHz	
	g. Remove +5 V dc from TP4.				
	h. Connect a spectrum analyzer to J1.				
	i. Set VBFO OFFSET HZ from 1000 Hz.			Reference.	
	j. Note level of 451-kHz if signal at J1.			NLT 70 dB below 451-kHz reference.	
	k. Measure level of sidebands caused by 300-Hz VBFO reference signal at J1.				Check bypass and feedthrough capacitors and circuits associated with J1 output or return to factory for repair.
	l. Apply +5 V dc to TP4 (rf xmt).				
	m. Measure level of 451 kHz if signal at J1.			NLT 70 dB below reference in step 3.j.	Check U29A and associated circuits.
	n. Note level of 450 kHz if signal at J1.			Reference.	
	o. Remove +5 V dc from TP4.				
	p. Measure level of 450-kHz if signal at J1.			NLT 70 dB below reference in step 3.n.	Check U29D and associated circuits.
	q. Set VBFO OFFSET HZ for 9990 Hz.				
	r. Using a distortion analyzer, measure total harmonic distortion at J1.				
	s. Set VBFO OFFSET HZ for 0000 Hz.				
	t. Measure total harmonic distortion at J1.			NMT 3%.	Same as step 3.k.
	u. Apply +5 V dc to TP4 (rf xmt).				
	v. Measure total harmonic distortion at J1.			NMT 3%.	Same as step 3.k.
	w. Remove +5 V dc from TP4.				

Table 1. VBFO, Testing, and Troubleshooting Procedures (Cont.).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																																																								
4. Frequency accuracy	<p>a. Front-panel controls set as follows:</p> <p>PWR to on. CONT to LCL. MODE to SSB/CW. BANDWIDTH to 16. DIAL to FINE. BFO to TUNE. AGC to OFF. RF GAIN to full cw.</p> <p>b. Connect a frequency counter to J1.</p> <p>c. Measure the frequency outputs listed below. Check both positive and negative offset.</p> <p>d. At each frequency measure vbfo synthesizer fault output using a dvm connected at TP2.</p>	<p>±5 Hz of listed output.</p> <p>NMT 0.5 V dc.</p>	<p>Check phase-lock loop.</p> <p>Check U40C and associated circuit.</p>																																																																																								
<table border="1"> <thead> <tr> <th rowspan="2">OFFSET (Hz)</th> <th colspan="2">OUTPUT FREQUENCY</th> </tr> <tr> <th>POSITIVE OFFSET</th> <th>NEGATIVE OFFSET</th> </tr> </thead> <tbody> <tr><td>9990</td><td>459.99 kHz</td><td>440.01 kHz</td></tr> <tr><td>9980</td><td>459.98 kHz</td><td>440.02 kHz</td></tr> <tr><td>9970</td><td>459.97 kHz</td><td>440.03 kHz</td></tr> <tr><td>9960</td><td>459.96 kHz</td><td>440.04 kHz</td></tr> <tr><td>9950</td><td>459.95 kHz</td><td>440.05 kHz</td></tr> <tr><td>9940</td><td>459.94 kHz</td><td>440.06 kHz</td></tr> <tr><td>9930</td><td>459.93 kHz</td><td>440.07 kHz</td></tr> <tr><td>9920</td><td>459.92 kHz</td><td>440.08 kHz</td></tr> <tr><td>9910</td><td>459.91 kHz</td><td>440.09 kHz</td></tr> <tr><td>9900</td><td>459.90 kHz</td><td>440.10 kHz</td></tr> <tr><td>9800</td><td>459.80 kHz</td><td>440.20 kHz</td></tr> <tr><td>9700</td><td>459.70 kHz</td><td>440.30 kHz</td></tr> <tr><td>9600</td><td>459.60 kHz</td><td>440.40 kHz</td></tr> <tr><td>9500</td><td>459.50 kHz</td><td>440.50 kHz</td></tr> <tr><td>9400</td><td>459.40 kHz</td><td>440.60 kHz</td></tr> <tr><td>9300</td><td>459.30 kHz</td><td>440.70 kHz</td></tr> <tr><td>9200</td><td>459.20 kHz</td><td>440.80 kHz</td></tr> <tr><td>9100</td><td>459.10 kHz</td><td>440.90 kHz</td></tr> <tr><td>9000</td><td>459.00 kHz</td><td>441.00 kHz</td></tr> <tr><td>8000</td><td>458.00 kHz</td><td>442.00 kHz</td></tr> <tr><td>7000</td><td>457.00 kHz</td><td>443.00 kHz</td></tr> <tr><td>6000</td><td>456.00 kHz</td><td>444.00 kHz</td></tr> <tr><td>5000</td><td>455.00 kHz</td><td>445.00 kHz</td></tr> <tr><td>4000</td><td>454.00 kHz</td><td>446.00 kHz</td></tr> <tr><td>3000</td><td>453.00 kHz</td><td>447.00 kHz</td></tr> <tr><td>2000</td><td>452.00 kHz</td><td>448.00 kHz</td></tr> <tr><td>1000</td><td>451.00 kHz</td><td>449.00 kHz</td></tr> <tr><td>0000</td><td>450.00 kHz</td><td>450.00 kHz</td></tr> </tbody> </table>	OFFSET (Hz)	OUTPUT FREQUENCY		POSITIVE OFFSET	NEGATIVE OFFSET	9990	459.99 kHz	440.01 kHz	9980	459.98 kHz	440.02 kHz	9970	459.97 kHz	440.03 kHz	9960	459.96 kHz	440.04 kHz	9950	459.95 kHz	440.05 kHz	9940	459.94 kHz	440.06 kHz	9930	459.93 kHz	440.07 kHz	9920	459.92 kHz	440.08 kHz	9910	459.91 kHz	440.09 kHz	9900	459.90 kHz	440.10 kHz	9800	459.80 kHz	440.20 kHz	9700	459.70 kHz	440.30 kHz	9600	459.60 kHz	440.40 kHz	9500	459.50 kHz	440.50 kHz	9400	459.40 kHz	440.60 kHz	9300	459.30 kHz	440.70 kHz	9200	459.20 kHz	440.80 kHz	9100	459.10 kHz	440.90 kHz	9000	459.00 kHz	441.00 kHz	8000	458.00 kHz	442.00 kHz	7000	457.00 kHz	443.00 kHz	6000	456.00 kHz	444.00 kHz	5000	455.00 kHz	445.00 kHz	4000	454.00 kHz	446.00 kHz	3000	453.00 kHz	447.00 kHz	2000	452.00 kHz	448.00 kHz	1000	451.00 kHz	449.00 kHz	0000	450.00 kHz	450.00 kHz		
OFFSET (Hz)		OUTPUT FREQUENCY																																																																																									
	POSITIVE OFFSET	NEGATIVE OFFSET																																																																																									
9990	459.99 kHz	440.01 kHz																																																																																									
9980	459.98 kHz	440.02 kHz																																																																																									
9970	459.97 kHz	440.03 kHz																																																																																									
9960	459.96 kHz	440.04 kHz																																																																																									
9950	459.95 kHz	440.05 kHz																																																																																									
9940	459.94 kHz	440.06 kHz																																																																																									
9930	459.93 kHz	440.07 kHz																																																																																									
9920	459.92 kHz	440.08 kHz																																																																																									
9910	459.91 kHz	440.09 kHz																																																																																									
9900	459.90 kHz	440.10 kHz																																																																																									
9800	459.80 kHz	440.20 kHz																																																																																									
9700	459.70 kHz	440.30 kHz																																																																																									
9600	459.60 kHz	440.40 kHz																																																																																									
9500	459.50 kHz	440.50 kHz																																																																																									
9400	459.40 kHz	440.60 kHz																																																																																									
9300	459.30 kHz	440.70 kHz																																																																																									
9200	459.20 kHz	440.80 kHz																																																																																									
9100	459.10 kHz	440.90 kHz																																																																																									
9000	459.00 kHz	441.00 kHz																																																																																									
8000	458.00 kHz	442.00 kHz																																																																																									
7000	457.00 kHz	443.00 kHz																																																																																									
6000	456.00 kHz	444.00 kHz																																																																																									
5000	455.00 kHz	445.00 kHz																																																																																									
4000	454.00 kHz	446.00 kHz																																																																																									
3000	453.00 kHz	447.00 kHz																																																																																									
2000	452.00 kHz	448.00 kHz																																																																																									
1000	451.00 kHz	449.00 kHz																																																																																									
0000	450.00 kHz	450.00 kHz																																																																																									

Table 1. VBFO, Testing, and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. Local operation (Cont)	<p>a. Front-panel controls set as follows:</p> <p>PWR to on. CONT to LCL. MODE to SSB/CW. BANDWIDTH to 16. DIAL to FINE. BFO to TUNE. AGC to OFF. RF GAIN to full cw.</p> <p>b. Connect an oscilloscope to TP5.</p> <p>c. Note display on oscilloscope while rotating front-panel TUNING knob.</p> <p>d. Note display on oscilloscope while rotating front-panel TUNING knob. Set BFO switch to HOLD.</p> <p>e. Set BFO switch to TUNE.</p> <p>f. Apply +5 V dc to P1-32 (vbfo parallel enable).</p> <p>g. Remove +5 V dc from P1-32.</p> <p>h. <u>Connect a ground to P1-30 (clock inhibit).</u></p>	<p>Clock pulses are continuous when TUNING knob is rotated between -9990 and +9990 VBFO OFFSET HZ. When VBFO OFFSET HZ reaches -9990 or +9990, clock pulses cease until the TUNING knob is rotated in the opposite direction. Frequency of clock pulses is increased by rotating the TUNING knob faster and decreased by rotating the TUNING knob slower.</p> <p>Clock pulses cease when BFO switch is set to HOLD. VBFO OFFSET HZ does not change while BFO is in HOLD position.</p> <p>VBFO OFFSET HZ display blanks.</p> <p>VBFO OFFSET HZ display lights on same frequency as before blanking.</p> <p>VBFO OFFSET HZ display blanks.</p>	<p>Check U17, U21D, and associated circuit.</p> <p>Check U18, U23, U26, U5D, U22C, and associated circuit.</p> <p>Check U30, U35, and associated circuit.</p> <p>Check U6, U18, U23, U26, U5C, and associated circuit.</p> <p>Same as step 5.f.</p>

Table 1. VBFO, Testing, and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. (Cont)	i. Remove P1-30 ground. j. Note display on oscilloscope while rotating front-panel TUNING knob. Set CONT switch to REM.	VBFO OFFSET HZ display lights on same frequency as before blanking. CONT switch positioning has no effect on clock pulses.	Same as step 5.g. Check U21D, U11A, and associated circuit.
6. Remote control (Cont)	a. Front-panel controls set as follows: PWR to ON. CONT to REM. MODE to SSB/CW. BANDWIDTH to 16. DIAL to FINE. BFO to TUNE. AGC to OFF. RF GAIN to full cw. b. Apply +5 V dc to P1-32 (vbfo parallel enable). c. Connect an oscilloscope to TP7. d. Momentarily apply +5 V dc to P1-18 (vbfo load). e. Set CONT switch to LCL. f. Repeat step d. g. Set CONT switch to REM. h. Remove +5 V dc from P1-32. i. Repeat step d. j. Refer to chart and apply bcd frequency for -1230 vbfo offset frequency.	Pulse at TP7 should be NLT 5 μ s and NMT 20 μ s. No pulse at TP7.	Check U5C, U6, and associated circuit. Same as step 6.d. Same as step 6.d.

Table 1. VBFO, Testing, and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																																																																																																																																		
6. (Cont)	<table border="1"> <thead> <tr> <th rowspan="4">VBFO OFFSET HZ</th> <th colspan="12">VBFO BCD FREQUENCY (HZ)</th> <th rowspan="4">VBFO SIGN</th> </tr> <tr> <th colspan="4">1000</th> <th colspan="4">100</th> <th colspan="4">10</th> </tr> <tr> <th>8</th><th>4</th><th>2</th><th>1</th> <th>8</th><th>4</th><th>2</th><th>1</th> <th>8</th><th>4</th><th>2</th><th>1</th> </tr> <tr> <th colspan="13">P1-()</th> </tr> </thead> <tbody> <tr> <td>54</td><td>26</td><td>53</td><td>25</td><td>52</td><td>24</td><td>22</td><td>49</td><td>21</td><td>48</td><td>20</td><td>47</td><td>19</td> </tr> <tr> <td>-1230</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td> </tr> <tr> <td>0000</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1 or 0</td> </tr> <tr> <td>+9990</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td> </tr> <tr> <td>-9990</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td> </tr> <tr> <td>+8760</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td> </tr> <tr> <td>-2340</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td> </tr> <tr> <td colspan="14">Logic 1 = NLT + 3.0 V dc; Logic 0 = NMT 0.5 V dc.</td></tr> </tbody> </table> <p>k. Apply +5 V dc to P1-32 (vbfo parallel enable). l. Momentarily apply +5 V dc to P1-18 (vbfo load). m. Remove -1230 bcd frequency input. (with no logic 1's applied, vbfo bcd frequency is pulled-down to all logic 0's). n. Remove +5 V dc from P1-32. o. Set CONT switch to LCL. p. Rotate TUNING knob each direction from set frequency. q. Set CONT switch to REM.</p>	VBFO OFFSET HZ	VBFO BCD FREQUENCY (HZ)												VBFO SIGN	1000				100				10				8	4	2	1	8	4	2	1	8	4	2	1	P1-()													54	26	53	25	52	24	22	49	21	48	20	47	19	-1230	0	0	0	1	0	0	1	0	0	0	1	1	0	0000	0	0	0	0	0	0	0	0	0	0	0	0	1 or 0	+9990	1	0	0	1	1	0	0	1	1	0	0	1	0	-9990	1	0	0	1	1	0	0	1	1	0	0	1	1	+8760	0	1	0	0	0	1	1	1	0	1	1	0	0	-2340	0	0	1	0	0	0	1	1	0	1	0	0	1	Logic 1 = NLT + 3.0 V dc; Logic 0 = NMT 0.5 V dc.														<p>VBFO OFFSET HZ display indicates -1230.</p> <p>VBFO OFFSET HZ display indicates 0000.</p> <p>VBFO OFFSET HZ display indicates -1230.</p> <p>Counter clockwise counts down, clockwise counts up.</p>	<p>Check inputs.</p> <p>Check associated pull-down circuit.</p> <p>Check U18, U23, U26, and associated circuit.</p> <p>Check input to P1-13 (Logic 1 = up; logic 0 = down), if okay check U17 and associated circuit.</p>
VBFO OFFSET HZ	VBFO BCD FREQUENCY (HZ)												VBFO SIGN																																																																																																																																																								
	1000				100				10																																																																																																																																																												
	8		4	2	1	8	4	2	1	8	4	2		1																																																																																																																																																							
	P1-()																																																																																																																																																																				
54	26	53	25	52	24	22	49	21	48	20	47	19																																																																																																																																																									
-1230	0	0	0	1	0	0	1	0	0	0	1	1	0																																																																																																																																																								
0000	0	0	0	0	0	0	0	0	0	0	0	0	1 or 0																																																																																																																																																								
+9990	1	0	0	1	1	0	0	1	1	0	0	1	0																																																																																																																																																								
-9990	1	0	0	1	1	0	0	1	1	0	0	1	1																																																																																																																																																								
+8760	0	1	0	0	0	1	1	1	0	1	1	0	0																																																																																																																																																								
-2340	0	0	1	0	0	0	1	1	0	1	0	0	1																																																																																																																																																								
Logic 1 = NLT + 3.0 V dc; Logic 0 = NMT 0.5 V dc.																																																																																																																																																																					
(Cont)																																																																																																																																																																					

Table 1. VBFO, Testing, and Troubleshooting Procedures (Cont)

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
6. (Cont)	r. Repeat steps 6.j thru 6.q. at each bcd frequency listed in chart.	VBFO OFFSET HZ display indicates vbfo bcd frequency applied in step 6.j. for steps 6.1 and 6.o. VBFO OFFSET HZ display indicates 0000 for step 6.m. Step 6.p at -9990 will not count down and at +9999 will not count up.	Same as steps 6.j. thru 6.q.
7. Vbfo synthesizer fault	<p>a. Front-panel controls set as follows:</p> <p>PWR to ON. CONT to LCL. MODE to SSB/CW. BANDWIDTH to 16. DIAL to FINE. BFO to TUNE. AGC to OFF. RF GAIN to full cw.</p> <p>b. Using TUNING knob set VBFO OFFSET HZ to 00.</p> <p>c. Measure output at P1-34 (vbfo synthesizer fault).</p> <p>d. Disconnect 450-kHz reference at J2.</p> <p>e. Measure output at P1-34.</p> <p>f. Reconnect 450-kHz reference at J2.</p> <p>g. Measure output at P1-34.</p> <p>h. Repeat steps 7.c thru 7.g with VBFO OFFSET HZ at each of the following settings: +7770 +3330 -3330 -7770 </p>	<p>NMT 0.5 V dc.</p> <p>NLT +3.0 V dc.</p> <p>NMT 0.5 V dc.</p> <p>Same as steps 7.c thru 7.g.</p>	<p>Check U20 and associated circuit.</p> <p>Same as step 7.c.</p> <p>Same as step 7.c.</p> <p>Same as step 7.c.</p>
8. External keep-alive (Cont)	<p>a. Front-panel controls set as follows:</p> <p>PWR to ON. CONT to LCL. MODE to SSB/CW. BANDWIDTH to 16. DIAL to FINE. BFO to TUNE. AGC to OFF. RF GAIN to full cw.</p>		

Table 1. VBFO, Testing, and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
8. (Cont)	<p>b. Apply external keep-alive voltage (6 to 12 V dc) to rear panel of unit at TB3-4 (+) and TB3-5 (-).</p> <p>c. Set PWR to off.</p> <p>d. Measure dc voltage at capacitor C9 positive (+) lead.</p> <p>e. Remove external keep-alive voltage.</p>	7.0 ±1.5 V dc.	Check CR3, CR2, Q1, and associated circuit.
9. Internal keep-alive	<p>a. Front-panel controls set as follows:</p> <p>PWR to ON. CONT to LCL. MODE to SSB/CW. BANDWIDTH to 16. DIAL to FINE. BFO to TUNE. AGC to OFF. RF GAIN to full cw.</p> <p>b. Using TUNING knob set VBFO OFFSET HZ to +7770.</p> <p>c. Set BFO to HOLD.</p> <p>d. Set PWR to off.</p> <p>e. After 5 minutes with PWR off, set PWR to on.</p>	VBFO OFFSET HZ display indicates +7770.	Check C9 and associated circuits.
10. Test complete	<p>a. Set PWR switch off.</p> <p>b. Disconnect external power from rear panel.</p> <p>c. Remove vbfo from extender and extender from unit.</p> <p>d. Reinstall vbfo in unit.</p> <p>e. If removed in setup, reinstall parallel input, parallel output, and serial interface.</p> <p>f. Reinstall unit top cover.</p>		

4. ALIGNMENT/ADJUSTMENT.

4.1 Voltage Adjustment

- a. Perform table 1, test 1 and test 2.
- b. Connect a dvm between bottom end of R28 and ground (TP1).
- c. Set front-panel controls as follows:

PWR to on.
CONT to LCL.
MODE to SSB/CW.
BANDWIDTH to 16.
DIAL to FINE.
BFO to TUNE.
AGC to OFF.
RF GAIN to full cw.

- d. Adjust R7 for 12.0 ± 0.1 V dc at R28.
- e. Remove dvm.


4.1 Oscillator Adjustments.

Note

To perform these adjustments, the oscillator can shield must be removed. Do not make these adjustments unless a repair has been made and necessary adjustment is indicated.

4.2.1 Oscillator Adjustment.

- a. Perform table 1, test 2 and test 2.
- b. Adjust R30 and R37 to maximum cw position.
- c. Connect a helipot to C29, as shown in figure 5.



TPA-1361-011

Setup for Oscillator Adjustments
Figure 5

- d. Connect a dvm to C29 (where helipot is connected.).
- e. Apply a ground at bottom end of R13.
- f. Connect a frequency counter at J1.
- g. Set front-panel controls as follows:

PWR to on.
 CONT to LCL.
 MODE to SSB/CW.
 BANDWIDTH to 16.
 DIAL to FINE.
 BFO to TUNE.
 AGC to OFF.
 RF GAIN to full cw.

- i. Adjust the helipot for 5.5 ± 0.1 V dc at C29.
- j. Adjust L9 for a frequency of 450.0 ± 0.33 kHz at J1.
 Tuning slug should be toward the top of L9.

4.2.2 Frequency Range

- a. Adjust the helipot for 3.5 ± 0.1 V dc at C29. Frequency should be 460.00 kHz minimum.
- b. Adjust the helipot for 7.3 ± 0.1 V dc at C29. Frequency should be 440.00 kHz maximum.

Note

If step a or b is out of range, readjustment of L9 in the direction of the range error could correct the problem. If both steps a and b are out of range, repair is indicated.

- c. Remove helipot, dvm, and frequency counter.
- d. Remove R13 ground.

4.3 Output Level

- a. Perform table 1, test 1 and test 2.
- b. Connect an rf voltmeter (with $50\text{-}\Omega$ load) to J1.
- c. Set front-panel controls as follows:
 PWR to on.
 CONT to LCL.
 MODE to SSB/CW.
 BANDWIDTH to 16.
 DIAL to FINE.
 BFO to TUNE.
 AGC to OFF.
 RF GAIN to full cw.

- d. Adjust R30 for 300 ± 10 mV rms at J1.
- e. Apply +5 V dc at TP4 (yellow).
- f. Adjust R37 for 300 ± 10 mV rms at J1.
- g. Remove +5 V dc from TP4.
- h. Remove rf voltmeter.

5. REPAIR

Repair of the vbfo is accomplished using the standard planar card repair procedures. Refer to the maintenance section of this instruction book for planar card repair procedures.

6. PARTS LIST/DIAGRAMS


This paragraph assists in identification, requisition, and issuance of parts and in maintenance of the equipment. A parts location illustration, schematic diagram, parts list tabulation, and modification history are included in the schematic diagram (figure 6). The parts location illustration is a design engineering drawing that shows exact component placement on the circuit cards.

Use the reference designator indicated on schematic and parts location diagram to locate parts in the parts list tabulation. The Collins part number and description are listed for each reference designator.

Modifications are identified by an alphanumeric identifier assigned to each design change. These identifiers are referenced in the DESCRIPTION column of the parts list in parentheses and on the schematic diagram inside an arrow that points at the change. Each change relates to the revision identifier (REV) stamped on the circuit card/subassembly and is listed in the EFFECTIVITY column of the modification history.

Listed below are the circuit cards/subassemblies with the latest effectivity covered by these instructions.

CIRCUIT CARD/ SUBASSEMBLY	COLLINS PART NUMBER	LATEST EFFECTIVITY
Vbfo	638-6067-001	REV D



TPA - 0809 - 019

VBFO, Schematic Diagram
Figure 6 (Sheet 1 of 4)

PARTS LIST

REF DES	DESCRIPTION	COLLINS PART NUMBER	USABLE ON CODE	REF DES	DESCRIPTION	COLLINS PART NUMBER	USABLE ON CODE	REF DES	DESCRIPTION	COLLINS PART NUMBER	USABLE ON CODE
C1	VBF0 A4 SEMICOND DEVICE IN3070	353-3083-000	639-6067-001	R27	RESISTOR, F2D CHIPSN, 180 OHMS, 10%, 1/4W	745-0722-000	VR1	SEMICOND DEVICE IN44625 (A3)	353-3591-490	A3	External KAV (keep-alive voltage) circuit changed.
CR1	SEMICOND DEVICE IN3070	353-3083-000	353-3083-000	R28	RESISTOR, F2D CHIPN, 20.5K, 1%, 1/8W	705-1059-000	VR2	SEMICOND DEVICE IN44627 (A3)	353-3591-510	REV B	Circuit was as shown in diagram below.
CR2	SEMICOND DEVICE IN4455	353-3083-000	353-3083-000	R29	RESISTOR, F2D CHIPN, 2.2K, 10%, 1/4W (A3)	745-0761-000	VR3	SEMICOND DEVICE IN44627 (A3)	353-3591-510	Deleted:	Deleted.
CR3	SEMICOND DEVICE IN3070	353-3083-000	353-3083-000	R30	RESISTOR, F2D CHIPN, 2.5K, 10%, 1/4W	745-0725-000	VR4	SEMICOND DEVICE IN44628	922-224-000	C8, 0.1 μ F.	C8, 0.1 μ F.
CR4-CR10	SEMICOND DEVICE IN4455	353-3083-010	353-3083-010	R31	RESISTOR, F2D CHIPN, 3.5K, 10%, 1/4W (A4)	745-0800-000	VR5	SEMICOND DEVICE IN44625	353-3591-490	VR2, type IN4627.	VR2, type IN4627.
CR11	SEMICOND DEVICE IN4455 (A3)	353-3083-010	353-3083-010	R32	RESISTOR, F2D CHIPN, 4.7K, 10%, 1/4W	745-0813-000					Changed:
CR12	SEMICOND DEVICE IN4455 (A3)	353-3083-010	353-3083-010	R33	RESISTOR, F2D CHIPN, 10K, 10%, 1/4W	745-0819-000					CR2 from type IN3070 to type IN4454.
C11	NOT USED			R34	RESISTOR, F2D CHIPN, 12K, 10%, 1/4W	745-0788-000					R2 from 100k to 47k.
C12	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R35	RESISTOR, F2D CHIPN, 20K, 10%, 1/4W	745-0779-000					R3 from 150k to 33k.
C13	CAPACITOR, F2D CER DIEL, 2.2UF, 20%, 25V	913-5019-940	913-5019-940	R36	RESISTOR, F2D CHIPN, 320 OHMS, 10%, 1/4W (A4)	745-0786-000					R4 from 22k to 27k.
C14	CAPACITOR, F2D CER DIEL, 3.5UF, 20%, 25V	913-5019-940	913-5019-940	R37	RESISTOR VAR 20 OHMS, 20%, 1/4W (A4)	362-0038-020					R2 from 1k to 10k.
C15-C19	CAPACITOR, F2D CER DIEL, 15UF, 10%, 100V	913-5019-940	913-5019-940	R38	RESISTOR, F2D CHIPN, 47K, 10%, 1/4W	745-0818-040					VR1 from type IN4625 to type IN4104
C20	CAPACITOR, F2D CER DIEL, 15UF, 10%, 100V	913-5019-940	913-5019-940	R39	RESISTOR, F2D CHIPN, 100 OHMS, 10%, 1/4W	745-0713-000					Added:
C21	CAPACITOR, F2D CER DIEL, 0.01UF, 10%, 100V	913-5019-940	913-5019-940	R40	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W	745-0785-000					CR1, type IN4454.
C22-C23	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R41	RESISTOR, F2D CHIPN, 1K, 10%, 1/4W	745-0785-000					CR2, type IN4454.
C24	CAPACITOR, F2D CER DIEL, 0.47UF, 5%, 50V	913-5019-940	913-5019-940	R42-R43	RESISTOR, F2D CHIPN, 10K, 10%, 1/4W	745-0857-000					
C25	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R44	RESISTOR, F2D CHIPN, 5K, 10%, 1/4W	745-0812-000					
C26-C27	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R45	RESISTOR, F2D CHIPN, 1K, 10%, 1/4W	745-0857-000					
C28	CAPACITOR, F2D PLSTC DIEL, 0.1UF, 10%, 50V	913-5019-940	913-5019-940	R46-R48	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W (A4)	745-0773-000					
C29	CAPACITOR, F2D PLSTC DIEL, 0.67UF, 10%, 50V	913-5019-940	913-5019-940	R49-R50	RESISTOR, F2D CHIPN, 4.7K, 10%, 1/4W (A4)	745-0782-000					
C30-C31	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R51-R53	RESISTOR, F2D CHIPN, 680 OHMS, 10%, 1/4W (A4)	745-0857-000					
C32	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R54	RESISTOR VAR 20 OHMS, 20%, 1/4W (A4)	362-0038-020					
C33	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R55	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W	745-0857-000					
C34-C38	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R56	RESISTOR, F2D CHIPN, 100 OHMS, 10%, 1/4W	745-0857-000					
C39	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R57	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W	745-0857-000					
C40-C42	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R58	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W	745-0785-000					
C43	CAPACITOR, F2D CER DIEL, 22UF, 20%, 100V	913-5019-940	913-5019-940	R59	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W	745-0857-000					
C44	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R60	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W	745-0785-000					
C45-C46	CAPACITOR, F2D CER DIEL, 0.67UF, 10%, 50V	913-5019-940	913-5019-940	R61	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W	745-0785-000					
C47	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R62	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W	745-0785-000					
C48	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R63-R64	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W	745-0785-000					
C49	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R65	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W	745-0821-000					
C50	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R66	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W (A4)	745-0821-000					
C51-C52	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R67	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W (A4)	745-0821-000					
C53	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	R68-R70	RESISTOR, F2D CHIPN, 1.0K, 10%, 1/4W (A4)	745-0821-000					
C54	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	TP1	JACK, TIP BNC	360-0084-020					
C55	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	TP2	JACK, TIP RED	360-0084-050					
C56	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	U1	JACK, TIP YEL	360-0084-050					
C57	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	U2	INTEGRATED CKT SN74LS2N	351-1785-010					
C58	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	U3	INTEGRATED CKT MC1407BPC	351-7768-010					
C59	CAPACITOR, F2D CER DIEL, 0.1UF, 10%, 100V	913-5019-940	913-5019-940	U4	INTEGRATED CKT MC164810	351-8287-010					
C60	COIL, RF, 330UH	913-5019-940	913-5019-940	U5	INTEGRATED CKT FA9498BC	351-8287-010					
L13	COIL, RF, 330UH	913-5019-940	913-5019-940	U6	INTEGRATED CKT MC14928CP	351-8287-010					
L14-L15	COIL, RF, 10UH	913-5019-940	913-5019-940	U7	INTEGRATED CKT MC14013CP	351-1536-010					
Q1	TRANSISTOR 2N4091	913-5019-940	913-5019-940	U8	INTEGRATED CKT MC1407BPC	351-1785-010					
Q2-Q5	TRANSISTOR 2N2222A	913-5019-940	913-5019-940	U9	INTEGRATED CKT MC14013CP	351-1785-010					
Q6	TRANSISTOR 2N2222A	913-5019-940	913-5019-940	U10	INTEGRATED CKT MC1407BPC	351-1785-010					
Q7	TRANSISTOR 2N3796	913-5019-940	913-5019-940	U11	INTEGRATED CKT MC14013CP	351-1785-010					
Q8	SEMICONDUCTOR DEVICE 2N3796	913-5019-940	913-5019-940	U12	INTEGR						

